## In the Specification

Please amend the specification of this application as follows:

Rewrite the paragraph at page 12, lines 14 to 28 as follows:

--The channel request registers pass information used in the source pipeline 204 214 for generation of the read/pre-write commands 221. Similarly the channel request registers pass information used in the destination pipeline 205 215 for the generation of write command/write data words 222. Read response data 223 from the ports is returned to the destination pipeline via the data router unit 206.—

Rewrite the paragraph at page 15, lines 1 to 9 as follows:

Having decided to send a transaction to the port referenced in the P-pipeline stage 405, transfer controller hub 100 sends a decrement signal 401 to the state of master queue counter 251 making ready for the next cycle. This decreases the stored number of available entries in FIFO buffer 410 upon allocation of new data to the port. In this example it is the P-pipeline stage of the next transaction represented by P-pipeline logic 405. This allows multiple transactions to be sent to the same port on consecutive cycles.

controller hub 100 prioritizes in the P-pipeline stage 405. Thus an emptying of an entry from FIFO buffer 410 means that another entry is available for use --